Abstract-This paper presents a circuit-level model of a dualgate bilayer and four-layer graphene field effect transistor. The model provides an accurate estimation of the conductance at the charge neutrality point (CNP). At the CNP, the device has its maximum resistance, at which the model is validated against experimental data of the device off-current for a range of electric fields perpendicular to the channel. The model shows a good agreement for validations carried out at constant and varying temperatures. Using the general Schottky equation, the model estimates the amount of bandgap opening created by the application of an electric field. Also, the model shows good agreement when validated against experiment for the channel output conductance against varying gate voltage for both a bilayer and four-layer graphene channel.
I. INTRODUCTION
T HE physical and electrical properties of graphene have motivated a significant amount research into its behavior. Due to the absence of sufficient bandgap opening [1] , only a small ON-OFF current ratio is achievable, thus limiting digital logic applications. However, this does not exclude analog and RF applications, as there has been extensive research into graphene field effect transistor (FET) radio frequency performance [2] - [4] . Equally, RF models have been published with good f MAX and f T performance for some devices [5] - [9] .
In addition to the growing research into RF performance, there have been a number of experimental results on the characterization of graphene transistors with respect to the drain dc current transport characteristics [10] - [13] . The availability of experimental data, as well as the need to design circuits, have led to an extensive research into compact models which supplements the RF models [11] , [14] - [19] .
These models use the drift equation to model the transport characteristic for both small signal and large signal. Also, some of the models report closed-form analytical equations for the three regions of operation, namely triode, saturation, and ambipolar saturation regions [14] .
In this paper, we propose a compact model based on a recent work [14] on the development of graphene FET for SPICE implementations. Compared to existing models, this study introduces an interlayer capacitance, which is used in calculating the channel surface potential and the channel resistance at the charge neutrality point (CNP). The interlayer capacitance has been used in determining the layer asymmetry and consequently estimating the bandgap opening [20] , [21] . Some models [11] , [14] , [15] use a linear relationship with the back-gate to calculate the threshold voltage (that is the top-gate voltage at the CNP). Although this method proves a simple way to estimate the threshold voltage and it is accurate for single-layer graphene FET, an experiment [10] shows that a linear relationship can deviate substantially for back-gate voltages further away from the back-gate voltage at the Dirac point. In this paper, an equivalent circuit is proposed to calculate the threshold voltage. Also, so far no existing SPICE-related graphene FET model has incorporated temperature effects. In this paper, we develop a model that determines the channel resistance dependence on temperature.
The main contribution of this paper is a general graphene FET model that can be used for an arbitrary number of graphene layers, N . The model has been validated against experimental data for N = 2 and N = 4. Other improvements of the earlier model [14] are an accurate estimation of the conductance of the channel at the Dirac point, an accurate determination of the threshold voltage, and an analytical equation that models the channel resistance dependence on temperature from which an estimate of the bandgap opening is calculated. This paper is organized as follows. Section II derives the surface potentials of the top and bottom layers that determine the quantum capacitance and the gate capacitances. Section III evaluates the electric field dependent bandgap. Section IV validates the model against experiment for both bilayer and four-layer graphene FET. Section V concludes this paper. Fig. 1(a) shows the layout of a bilayer graphene FET. The layout investigated in this paper consists of both a top-gate and a back-gate responsible for the perpendicular electric field the channel. The channel is sandwiched between both the top-gate and back-gate dielectrics. Fig. 1(b) shows an equivalent circuit for a bilayer graphene FET. Single layer samples of graphene have been reported to have a measured quantum capacitance [22] , which is a function of the surface potential [23] . The proposed model uses a quantum capacitance for each layer, namely C q (ϕ s1 ) and C q (ϕ s2 ), as shown in Fig. 1(b) . Both quantum capacitances are separated by an interlayer capacitance, C o . In this paper, the layers are indexed relative to the top-gate, with the closest layer as 1, 2 for the next layer and so forth.
II. CAPACITANCE MODEL

A. Surface Potential
For the top layer, the quantum capacitance varies by its surface potential, ϕ s1 , by
where v f is the Fermi velocity [24] , q is the electronic charge, and is the reduced Plank's constant. When ϕ s1 = 0, the channel has been reported to have a charge density, n 0 [25] , [26] . Taking n 0 into consideration, at ϕ s1 = 0, the resulting capacitance is
From the Drude model, the charge density in the channel is n = n 2 0 + n 2 * , where n * is the charge density caused by the gate potential. Hence, the quantum capacitance of the layer is
From the capacitance model in Fig. 1(b) , the surface potentials can be solved, giving that C e is the capacitance due to the dielectric between the top-gate and the channel; C b is the capacitance between the channel and the back-gate; and V d , V g , V s , and V b are the drain, top-gate, source, and back-gate voltages, respectively. Therefore, the surface potential of the second layer is
where V is the back-gate-to-source Dirac point voltage. Equally, the first layer's surface potential is [27] .
B. Effective Gate Capacitance
Since the top-gate capacitance is comparable to the quantum capacitance, to accurately model the capacitance between V g and V s , the quantum capacitance has to be taken into consideration. This gives an effective capacitance, C top , as
C. Threshold Voltage
Equations (4) and (5) are the surface potential of both layers and are a function of the V gs . At charge neutrality, ϕ s1 = 0 and the value of V gs that satisfies this condition is referred to as the threshold voltage,
III. BILAYER GAP USING ELECTRIC FIELD
The device bandgap greatly influences the channel conductivity; in the bilayer graphene, the electric field opens the bandgap by creating an asymmetry between the layers [21] .
A. Off-Current Electric Field Dependence
Considering the bilayer graphene with interlayer capacitance, C o , the excess charge density on the first layer is Q s1 and the excess density of the second layer is Q s2 . The excess charge is considered at charge neutrality
Here, it is assumed that the transistor does not have multiple top-gates; therefore, at charge neutrality, ϕ s1 = 0 and the corresponding change in potential energy between the layers is
The charge distributed throughout the layer gives rise to the electric field between the layers, and the resulting change in potential energy determines the asymmetry between the layers [21] .
Introducing the bare asymmetry [20] , [21] for a nonzero density, the total potential energy is
It should be noted that U s2 is constant in (10), while ϕ s1 changes by the action of the top-gate voltage.
Considering a parallel-plate capacitor of capacitance C b between the second layer and the back-gate, carriers on the second layer facing the back-gate gives rise to a potential energy
where V E is the potential difference as a result of a uniformly distributed charge. It is assumed that a uniform electric field exists between the metallic back-gate and the second layer. Therefore, relating with (9)
For a given temperature, V E being a reflection of the bandgap opening should satisfy the relationship R q ∝ exp(V E /V T ). So the channel resistance at zero density, when the channel experiences charge neutrality, for a given back-gate voltage is
where R 0 s is the resistance at intrinsic state, that is, at charge neutrality condition with zero bandgap opening and V T is a constant voltage. Based on the Drude model used in characterizing graphene devices
where R c is the series resistance, q is the electronic charge, n o is the minimum charge density, and μ is the mobility.
B. Temperature Dependence
Although published results of the off-current, I off , supports an exponential relationship with the gate voltage [10] , it deviates from the relationship I off ∝ exp(qφ barrier /K B T ) which suggests that a small bandgap opened. Rather the relationship
n ) has been reported [13] in which n = 1/3. The exponent parameter n = 1/3 may be due to the presence of localized impurities in the bandgap.
Aside graphene, in other semiconducting materials, the temperature dependence has equally been modeled using the exponent n = 1/3 in the Steinhart and Hart equation [28] and also using the exponent n = 1/4 in the Hoge-3 equation [29] . In modeling I off by exp((T o /T ) n ), it is reported [13] that both fitting parameters T o and n decrease by decreasing the electric field.
However, in our model, we introduce a reference temperature
n ), where n = 1/3. Using this modification, although T o still decreases by decreasing electric field, the exponent fitting parameter n remains constant.
A factor R T is thereby multiplied to (12) to capture the resistance's dependence on temperature
Equation (14) holds as long as the condition T ≤ T ref is satisfied. For validations with the experiment in this paper, T ref set at room temperature gives a good agreement. Hence, the off-current is
To calculate the drain current away from the CNP, a root of the squares of both the off-current, I off , and the drift current, I ds * [14] I ds = I 2 off + I 2 ds * .
C. Multilayer Channel
In the case where the channel has more than two layers, the electric field will be determined by the excess charge density of the layer furthest from the top-gate. Thus, (11) becomes
where m is the index number of the furthest layer. Equally, applying the temperature factor R T in (14) to (17) results in
Equation (18) can be used to calculate the total drain current using both (15) and (16) . For a semiconductor with appreciable bandgap and sharply defined energy bands, the off-current has an exponential relationship with T −1 . In this paper, the bandgap opening is estimated relative to the general Schottky barrier equation, exp(ΔE/2K B T ), where ΔE is the bandgap, and K B is the Boltzmann's constant
IV. EXPERIMENTAL VALIDATION
The proposed model is validated for both a bilayer and a four-layer graphene FET against published experimental data.
A. Bilayer FET Validation
To validate the model against the experiment test cases A, B, and C, three different transistors are used. For all three transistors, a measured threshold voltage and the channel conductance dependence on V bs is validated against the proposed model. Also, a measured channel resistance dependence on temperature is validate against the model for test case C. Table I shows the model parameters of the transistors in all cases.
Test case B transistor uses HfO 2 as the top-gate dielectric and SiO 2 as back-gate dielectric (k 2 is the dielectric constant), test case C uses only SiO 2 dielectrics, and test case A uses a stack of HfO 2 on a derivative of polyhydroxystyrene. An interlayer separation, t il , of 0.335 nm between the top and bottom layers in the graphene channel is assumed. This is consistent with the experiment and theory [20] , [30] , [31] for Bernal stacking structure of two layer graphene. Thus, C o has a capacitance of 2.64 μF·cm −2 using a dielectric constant of 1. For a given V bs , the threshold voltage is dependent on the device capacitances. Various threshold voltages are extracted from experimental data [10] , [11] , [13] and plotted against the model as shown in Fig. 3 . Model parameters used can be seen in Table I . For all test cases as shown in Fig. 3(a)-(c) , a good fit against experimental data is attained with C e ≈ 133 , C e ≈ 319, and C e ≈ 130 nF·cm −2 , respectively. It has been reported that the threshold voltage against V bs is a straight line graph with the slope being the ratio of the gate capacitances [11] . In comparison with a straight line that best fits the threshold voltages, Fig. 3(a) shows large deviations from the experimental data, which indicates that although a linear representation of the threshold voltage against V bs is a quick way to estimate the threshold voltage it may not be sufficient in some cases. However, both a best fit straight line and the model give a good agreement against the experiment for Fig. 3(c) . As such, the technique presented here proves to be a consistent way of calculating the threshold voltage.
A threshold voltage model has equally been reported elsewhere [18] . There, a fitting parameter is used along with a polynomial of the effective back-gate voltage, whereas in the proposed model, the threshold voltage is calculated from the equivalent capacitance model and only C e is adjusted to fit the experiment. As such C e has a value smaller than the theoretically Fig. 4 . Plot of the device off-current against V b s for V d s = 1 mV shows the proposed model against experimental data for both cases A (experimental data (•) [10] ) and B (experimental data ( ) [11] ) at room temperature.
expected value based on its dielectric geometry and theoretical dielectric constant. However, there is a recent published report of a measured top-gate capacitance used on graphene channel appearing to be lower than the theoretically expected value [11] . For test case B, the model shows a good agreement with the transistor measurements at V bs = 2.7 using the following fitting parameters; V T = 2.0 V, C e ≈ 319 nF.cm . The experimental data [13] is plotted against the model shown in a solid line using parameters of test case C in Table I . where η, T α , and ϕ α are characteristic, temperature, and voltage fitting constants, respectively. Equation (20) has the following values: 1.0, 0.3, 0.076, and 0.003 K corresponding to an electric field ((V bs − V gs )/(t ox + H sub ), where t ox and H sub are the thickness of the top-gate and back-gate dielectric) of 0.158, 0.141, 0.123, and 0.088 V·nm −2 , respectively. As the device tends toward its intrinsic state, the T o tends toward zero. Equally, the channel resistance temperature dependence increases by increasing the electric field. Fig. 7 shows that the measured channel conductance at threshold voltage against V bs is validated against the proposed model for test case C. The validation is done for three operating temperatures, 53, 4.2, and 0.055 K, respectively. The model shows a good agreement against the measured data for all operating temperatures. Fitting parameters used for the electric field relation with temperature in (20) are T α = 6 × 10 −7 K and ϕ α = 0.0086 V . For positive values of ϕ s2 , η = 1 gives a good fit, and for negative values of ϕ s2 , η = 0.8 gives a good fit. In mapping the modeling equation against that of the Schottky barrier general equation, an estimate of the bandgap created is deduced. Fig. 6 shows an increasing bandgap by increasing temperature, as well as a bandgap of less than 50 meV at room temperature, which confirms the dependence of the resistance on the exp(T −1/3 ) factor. The rising bandgap against the increase in temperature accounts for why the transistor shows a small current ratio between operating at room and low temperatures. Between 300 and 53 K, only a very slight increase in the maximum resistance is observed, especially under low electric field. It is expected that toward 0 K, the device bandgap approaches zero.
The output conductance, g ds , is defined as the variation in the drain current for a small variation in the drain-source voltage while keeping the gate-source voltage constant. Model parameters used in test case B in Table I show a good agreement against experimental data for C e ≈ 319 nF·cm −2 , R 0 s ≈ 12.88 KΩ, and n 0 = 1 × 10 16 m −2 . In Fig. 8, g ds is plotted for a range of V gs with V bs = 40 V and V ds = 0 V. For the best fit against the experimental data, R c = 1000 Ω and μ = 3000 cm 2 V·s for hole conduction and R c = 700 Ω and μ = 2700 cm 2 /Vs for electron conduction. In Fig. 9 , g ds is plotted for a range of V gs with V bs = −40 V and V ds = 0 V. For the best fit against the experimental data, R c = 515 Ω and μ = 4400 cm 2 /V·s for hole conduction, and R c = 300 Ω and μ = 2700 cm 2 /V·s for electron conduction.
B. Four-Layer Graphene Validation
This paper shows the model for both a bilayer and a four-layer graphene FET. To extend the model to a many-layer graphene transistor, each layer is modeled by a quantum capacitance C q and separated from the next layer by an interlayer capacitance,
In the capacitance model for a four-layer graphene channel shown in Fig. 10 , it is assumed that all layers are equally spaced with an interlayer thickness, t il , of 0.355 nm. Using model parameters in Table II for a dc sweep of the top-gate voltage, Fig. 11 shows the surface potential of each of the four layers. In this case, the back-gate voltage is biased at the back-gate-to-source Dirac point voltage, such that there is a zero bandgap at the threshold voltage. Therefore, the surface potential of all layers is zero at the threshold voltage. Fig. 12 shows the variation of the drain current against changes in the drain voltage. The model is validated against experimental data [12] Table II give a good fit against experiment using the following fitting parameters: n 0 = 0.5 × 10 16 m −2 , V T = 3.0 V , C e ≈ 376 nF · cm −2 , R c = 390 Ω, E c = 15 KV/cm, hole carrier mobility μ = 13000 cm 2 /V·s, and alternate carrier mobility μ n = 2900 cm 2 /V·s. The dielectric constant of HfO 2 used is 17 [32] . Fig. 13 shows the variation of the drain current against changes in the top-gate for V ds = 0.1 V. The model gives the best fit against experimental data [12] for R c = 290 Ω and μ = 7000 cm 2 /V·s for hole conduction and R c = 200 Ω and μ = 3200 cm 2 /V·s for electron conduction.
V. CONCLUSION
In this paper, we present a circuit-level model that describes a dual-gate multilayered graphene transistor. The model has been verified against published experimental data [10]- [13] for both a bilayer and a four-layered graphene transistor and shows a good agreement. The validation against experimental data was done for the channel output conductance, the drain current characteristics for changes in the drain voltage, and the device off-current for a range of back-gate voltages.
In the proposed model, surface potentials of all the layers are calculated for the bilayer and four-layer transistors. Each layer is represented by a quantum capacitance that is a function of its surface potential. Equally, the model uses the proposed equivalent circuit in calculating the threshold voltage. The model shows a good agreement for extracted experimental data of the threshold voltage for a range of V bs . It is observed that although a linear function of V bs with the ratio of the gate capacitances being the slope provides a quick method of evaluating the threshold, it may be insufficient in some cases. The method presented here proves to be accurate for the cases validated. By this method, the top-gate capacitance is also numerically calculated as it is the only parameter used to fit the model against experiment. Supported by a recent published report [11] of a measured top-gate capacitance being smaller than the expected theoretical value, this technique proves a suitable way of calculating the top-gate capacitance.
The proposed model implements the transistor as having a channel resistance which is modulated by the gate bias using charge density and an off-current resistance in parallel to this resistance which shows an exponential relationship with the surface potential. The off-current resistance is the maximum channel resistance and it determines the device off-current. The model's estimated off-current shows a very good agreement against experimental data [10] , [13] .
At a constant temperature, the channel resistance shows an exponential relationship with the surface potential by varying the perpendicular electric field. The fitting parameter used ranged between 1 and 3 V for both the bilayer and four-layer channels.
For a constant electric field and a varying operating temperature, the proposed model uses an exp(T −1/3 ) temperature dependence of the channel resistance. The model uses a fitting parameter, T o , which decreases by decreasing the electric field. Also, an increase in the channel resistance to temperature dependence is observed for an increase in the electric field.
Using the Schottky barrier general equation, the proposed model estimates the amount of bandgap opening for a given back-gate voltage. The results agree with known theory of a bandgap opening by the presence of a perpendicular electric field. Also, the model reveals an increase in the bandgap by increasing the operating temperature, whereby a zero bandgap is estimated toward 0 K. An increasing bandgap accounts for the small current ratio by varying the temperature. From 300 to 52 K, the device shows only a slight increase in the resistance. 
